



UNITED STATES PATENT AND TRADEMARK OFFICE

cen

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/829,583	04/22/2004	Hsuch-Chung Chen	252011-2240	6746

47390 7590 02/21/2007
THOMAS, KAYDEN, HOSTEMEYER & RISLEY LLP
100 GALLERIA PARKWAY
SUITE 1750
ATLANTA, GA 30339

EXAMINER

ANDUJAR, LEONARDO

ART UNIT	PAPER NUMBER
----------	--------------

2826

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	02/21/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary

Application No.

10/829,583

Applicant(s)

CHEN ET AL.

Examiner

Leonardo Andújar

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 November 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 and 14-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 and 14-21 is/are rejected.
- 7) ☒ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/08/2006 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –


(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1, 3-6, 8-12, 14, 15 and 17-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Kunikiyo (US 6,717,267).

4. Regarding claim 1, Kunikiyo (e.g. fig. 15) shows a semiconductor configuration for dissipating heat away from a semiconductor device having a plurality of power bus lines, comprising: a semiconductor substrate 1, an insulating layer 4 disposed above the semiconductor substrate; a power line (72/71AB/25AB/26AB) and a plurality of interconnect structures (28A/29A/19C/20/6A/46/45) each of the interconnect structures

Art Unit: 2826

having at least one via stack, the interconnect structure disposed in the insulating layer with a first end 46/45 in contact with the semiconductor substrate and a second end substantially level with the power line (28A same level than 25AB) semiconductor device, the interconnect structures for dissipating heat through the substrate wherein the second end of the plurality of interconnection structures is substantially indented and isolated from the power line (col. 9/lis. 1-6 & col. 201/lis. 24-23).



5. Regarding claim 3, Kunikiyo shows that the each of the plurality of interconnects structures comprises at least one via stack.

Art Unit: 2826

6. Regarding claim 4, Kunikiyo shows that the plurality of interconnects structures are close to the power line.

7. Regarding claim 5, Kunikiyo shows that at least one of the plurality of interconnect structure is joined to one other of the plurality of interconnect structures using a bridge structure. Note that trenches (e.g. 28A) joint a plurality of vias using a bridge structure (i.e. z direction).

8. Regarding claim 6, Kunikiyo shows bridge structures (i.e. 28A and 29A), each of the bridge structures joins a respective one of the plurality of interconnect structures to one other of the plurality of interconnect structures. Note that trenches (e.g. 28A) joint a plurality of vias using a bridge structure (i.e. z direction).

9. Regarding claims 8, 14, 17 and 19, Kunikiyo shows that the interconnect structures (29A, 20A) are alternatively spaced apart form each other by width of one of the interconnect structures (e.g. 19C).

10. Regarding claim 9, Kunikiyo shows that the plurality of interconnects structure (e.g. 26a) is alternatively spaced apart form a serpentine power line 25a by a distance (e.g. fig. 9).

11. Regarding claim 10, Kunikiyo shows that the distance is a width of one of the plurality of interconnect structures (e.g. width of one via hole).

12. Regarding claim 11 and 12, Kunikiyo shows that each of the interconnect structures (28A) is spaced apart from a power line 72 by a distance (e.g. 71B).

Art Unit: 2826

13. Regarding claim 15, Kunikiyo shows that the ratio of width of one of the interconnect structures to the power line is between about 1 to about 20. Note that the lines and the power lines are identical.

14. Regarding claim 18, Kunikiyo shows that the each of the plurality of structures is alternatively spaced apart within the power line by a distance.

15. Regarding claim 20, Kunikiyo shows that the power line has a serpentine shape (e.g. fig. 9).

16. Regarding claim 21, Kunikiyo shows that the power line has a liner shape in the depth direction (e.g. fig. 12).

Claim Rejections - 35 USC § 103

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

18. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2826

19. Claim 7 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kunikiyo (US 6,717,267).

20. Regarding claims 7 and 16, Kunikiyo teaches most aspects of the instant invention including an interconnection structure having a width (i.e., design variable col. 15/lls. 24-41), but does not disclose that the interconnect structure is from about 0.1 to 10 micrometers. Nonetheless, the specification contains no disclosure of either the critical nature of the claimed arrangement or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990). Also, the specific width claimed by applicant, i.e., from about 0.1 to 10 micrometers, absent any criticality, is only considered to an optimum value of the interconnect width structure disclosed by the Prior Art that a person having ordinary skill in the art would have been able to determine using routine experimentation based, among other things, on the desired accuracy, manufacturing costs, etc. (see In re Boesch, 205 USPQ 215 (CCPA 1980)), and since neither non-obvious nor unexpected results, i.e., results which are different in kind and not in degree from the results of the prior art, will be obtained as long as an interconnect structure is used as already suggested by the Prior Art.

21. Claims 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kunikiyo (US 6,717,267) in view of Khan et al. (US 6,853,070).

Art Unit: 2826

22. Regarding claim 2, Kunikiyo shows most aspects of the instant invention including a substrate but does not disclose a heat sink in contact with the substrate. Nevertheless, Khan (e.g. fig. 2A) shows a mounting structure including a heat sink 110/134 in contact with the substrate 102. According to Kahn this type of mounting structure provides an improved thermal, mechanical and electrical performance because the thermal stress is reduced due to a matched thermal coefficient (col. 1/lls. 52-67; col. 2/lls. 1-6 and col. 3/lls. 14-21). It would have been obvious to one of ordinary skill in the art at the time the invention was made to mount the device disclosed by Kunikiyo in the mounting structure disclosed by Khan which includes a heat sink in contact with the substrate to provide a semiconductor package having a reduce thermal stress in order to improve the thermal, mechanical and electrical performance of the package.

Response to Arguments

23. Applicant's arguments filed 11/08/2006 have been fully considered but they are not persuasive.

24. Applicant argues that the new added limitation is not taught by the prior art. However, Kunikiyo teaches the new added limitation because the second end 28A is at the same level than 25AB and isolated form the power line via the interdielectric layer 23. In regards to applicant argument that the prior art does not shows that the second end of the plurality of interconnect structures is alternatively spaced apart and substantially indented, it is respectfully noted that Kunikiyo shows that the plurality of

Art Unit: 2826


interconnects structure (e.g. /20A) is alternatively/periodically indented and spaced apart along a longitudinal axis of a serpentine power line 25a by a distance (e.g. fig. 9).

Conclusion

25. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonardo Andújar whose telephone number is 571-272-1912. The examiner can normally be reached on Mon through Thu from 9:00 AM to 7:30 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sue Purvis can be reached on 571-272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.


Leonardo Andújar
Primary Examiner
Art Unit 2826

02/15/2007